Jobs on TAL
All jobsOnsiteEngineeringsemiconductor8-10 yearsstdcell library development
OnsiteStaff/Principal/Architectsemiconductor

Standard Cell Design Engineer

GlobalFoundriesBengaluru, Karnataka, IndiaPosted 14 May 2026

GlobalFoundries is seeking a Standard Cell Design Engineer to define architectures and improve circuit characterization for deep submicron technology nodes. The role involves working with FinFET and SOI technologies, utilizing industry-standard tools to generate NLDM, CCS, and ECSM views. Candidates will lead innovation in standard cell methodologies within a multi-disciplinary, multicultural environment. A strong background in device physics and relevant engineering degrees is required for this technical IC role.

Matched by TAL

50k new jobs listed every day. Install TAL to find more jobs like this.

Install TAL

Experience

8-10 years

Function

Engineering

Work mode

Onsite, India

Company

Tier 2

What you will work on

GlobalFoundries is seeking a Standard Cell Design Engineer to define architectures and improve circuit characterization for deep submicron technology nodes. The role involves working with FinFET and SOI technologies, utilizing industry-standard tools to generate NLDM, CCS, and ECSM views. Candidates will lead innovation in standard cell methodologies within a multi-disciplinary, multicultural environment. A strong background in device physics and relevant engineering degrees is required for this technical IC role.

TAL's take

Quality 75/1005/5 clarityTier 2 company

Strong technical role at a global semiconductor leader with clear, specific project ownership and depth requirements.

Highly specific job description outlining technical scope, domain requirements, and expectations for library development.

Salaries at GlobalFoundries

19.7 LPA average

Based on 3 Grapevine salary entries for GlobalFoundries.

View all salaries

Engineering

2 - 4 years

20 LPA average

Range: 20 - 20 LPA

Other roles

4 - 6 years

27 LPA average

Range: 27 - 27 LPA

Other roles

6 - 8 years | L12

12 LPA average

Range: 12 - 12 LPA

Must haves

  • 10 years relevant experience in digital stdcell library development
  • MS/M-Tech in Electrical/Electronics Engineering with 8 years relevant experience
  • PhD with 4 years relevant experience
  • Experience with deep submicron, FinFET, and SOI
  • Characterization experience with industry standard tools (NLDM, CCS, ECSM)
  • Fluency in English

Tools and skills

stdcell library developmentdeep submicron device physicsfinfetsoicharacterization toolsnldmccsecsm

Nice to have: perl, tcl, python, skill.

About the company

Global semiconductor foundry firm, while well-established, does not hold the same engineering brand status as top-tier FAANG/Stripe class tech companies.